Art Unit: 2124

<u>AMENDMENTS</u>

Please amend the present application as follows:

Claims

The following is a copy of Applicants' claims that identifies language being added with underlining ("___") and language being deleted with strikethrough ("___"), as is applicable:

 (Currently amended) A signal processing system configured to produce a divider output signal, the system comprising:

a plurality of storage elements;

where each of the plurality of storage elements is configured to receive a first input, a second input, and a reference input signal, and is configured to provide a storage element output;

where a divider output signal is obtained from at least one storage element output;

where a storage element output from each of the plurality of storage elements is used to provide at least one input to another one of the plurality of storage elements; and

where an the storage element output from each of the plurality of storage elements is responsive to an the storage element output from at least another one of the plurality of storage elements,

where the divider output signal has a period substantially equal to a period of the reference input signal multiplied by a frequency division ratio, where the frequency division ratio is equal to a total number of the plurality of storage elements.

Cancelled.

Art I Init: 2124

 (Previously presented) The signal processing system of claim 1, where with respect to each of the plurality of storage elements, a state of the first input is stored

in the storage element at a first point in time.

4. (Original) The signal processing system of claim 3, where a state of the

storage element output at a second point in time subsequent to the first point in time is

equal to the state of the first input stored in the storage element at the first point in time.

5. (Currently amended) The signal processing system of claim 4, where a

phase difference between a first storage element output and a second storage element

output is equal to 360° divided by twice the a total number of storage elements included

in the plurality of storage elements.

6. (Original) The signal processing system of claim 1, where the divider

output signal is obtained by combining two storage element outputs.

7. (Original) The signal processing system of claim 6, where a phase

difference between a third harmonic component contained in a first storage element and

a third harmonic contained in a second storage element is substantially 180°.

8. (Original) The signal processing system of claim 7, where a third

harmonic component contained in a first storage element output cancels out a third

harmonic component contained in a second storage element output after the first

storage element output and the second storage element output are combined.

(Original) The signal processing system of claim 8, where the divider

Art Unit: 2124

output signal has a duty cycle substantially equal to 50%.

10. (Original) The signal processing system of claim 1, where the reference

input signal is a local oscillator signal.

11. (Currently amended) The signal processing system of claim 40 1, where

the signal processing system is a frequency divider.

12. (Currently amended) The signal processing system of claim 40 1, where

the signal processing system is a mobile telephone.

13. (Currently amended) A method for producing a frequency divider output

signal, comprising:

configuring each of a plurality of storage elements to receive a first input, a

second input, and a reference input signal, and to provide a storage element output;

obtaining a divider output signal from at least one of the storage element outputs,

the divider output signal having a period substantially equal to a period of the reference input signal multiplied by a frequency division ratio, the frequency division ratio being

equal to a total number of the plurality of storage elements; and

using a the storage element output from each of the plurality of storage elements

as an input to another one of the plurality of storage elements.

14. Cancelled.

15. (Previously presented) The method of claim 13, where with respect to

each of the plurality of storage elements, a state of the first input is stored in the storage

Art Unit: 2124

element at a first point in time.

16. (Original) The method of claim 15, where a state of the storage element

output at a second point in time subsequent to the first point in time is equal to the state

of the first input stored in the storage element at the first point in time.

17. (Original) The method of claim 16, where a phase difference between a

first storage element output and a second storage element output is equal to 360°

divided by twice the total number of storage elements included in the plurality of storage

elements.

18. (Original) The method of claim 13, where the divider output signal is

obtained by combining two storage element outputs.

19. (Original) The method of claim 18, where a phase difference between a

third harmonic component contained in a first storage element and a third harmonic

contained in a second storage element is substantially 180°.

20. (Original) The method of claim 19, where a third harmonic component

contained in a first storage element output cancels out a third harmonic component

contained in a second storage element output.

21. (Original) The method of claim 13, where the divider output signal has a

duty cycle substantially equal to 50%.

22. (Currently amended) The method of claim 24 13, where the reference

Art Unit: 2124

input signal is a local oscillator signal.

 (Currently amended) The method of claim <u>22-13</u>, where the method is implemented by a frequency divider.

 (Currently amended) The method of claim 22-13, where the method is implemented in a mobile telephone.

Art Unit: 2124

25. (Currently amended) A signal processing system configured to produce a

divider output signal having a period substantially equal to three times a period of a

reference input signal, the signal processing system comprising:

a first storage element;

a second storage element:

a third storage element;

where each of the three storage elements is configured to receive a first input, a

second input, and a reference input signal, and is configured to provide a storage

element output;

where the divider output signal is obtained from at least one storage element

output, where the divider output signal is obtained by combining two of the three storage

element outputs; and

where a storage element output from each of the three storage elements is used

to provide at least one input to another one of the three storage elements, where a

phase difference between the output of the first storage element and the output of the

second storage element is substantially equal to 60°, where a phase difference between

a third harmonic component contained in the first storage element output and a third

harmonic contained in the second storage element output is substantially 180°, where

the third harmonic component contained in the first storage element output cancels out

the third harmonic component contained in the second storage element output.

26. (Original) The signal processing system of claim 25, where each of the

three storage elements comprises a plurality of transistors.

Art Unit: 2124

(Original) The signal processing system of claim 26, where with respect to

each of the three storage elements, a state of the first input is stored in the storage

element at a first point in time.

28. (Original) The signal processing system of claim 27, where a state of the

storage element output at a second point in time subsequent to the first point in time is

equal to the state of the first input stored in the storage element at the first point in time.

29-32. (Cancelled)

33. (Previously presented) The signal processing system of claim 25, where

the divider output signal has a duty cycle substantially equal to 50%.

34. (Currently amended) The signal processing system of claim 33 25, where

the reference input signal is a local oscillator signal.

35. (Currently amended) The signal processing system of claim 33 25, where

the signal processing system is a frequency divider.

36. (Currently amended) The signal processing system of claim 33 25, where

the signal processing system is a mobile telephone.

Art Unit: 2124

 (Currently amended) A method for producing a frequency divider output signal having a period substantially equal to three times a period of a reference input

signal, comprising:

configuring each of three storage elements to receive a first input, a second

input, and a reference input signal, and to provide a storage element output;

obtaining the divider output signal from at least one storage element output,

where the divider output signal is obtained by combining two of the three storage

element outputs; and

using a storage element output from each of the three storage elements as an

input to another one of the three storage elements, where a phase difference between

the output of the first storage element and the output of the second storage element is

substantially equal to 60°, where a phase difference between a third harmonic

component contained in the first storage element output and a third harmonic contained

in the second storage element output is substantially 180°, where a third harmonic

component contained in the first storage element output cancels out a third harmonic

component contained in the second storage element output.

38. (Original) The method of claim 37, where each of the three storage

elements comprises a plurality of transistors.

39. (Original) The method of claim 38, where with respect to each of the three

storage elements, a state of the first input is stored in the storage element at a first point

in time.

Serial No.: 09/821,833 Art Unit: 2124

40. (Original) The method of claim 39, where a state of the storage element output at a second point in time subsequent to the first point in time is equal to the state of the first input stored in the storage element at the first point in time.

41-44. (Cancelled)

- (Original) The method of claim 37, where the divider output signal has a duty cycle substantially equal to 50%.
- (Currently amended) The method of claim 45 37, where the reference input signal is a local oscillator signal.
- (Currently amended) The method of claim 45 <u>37</u>, where the method is implemented in a mobile telephone.